## FEATURES

Single-channel, 1024-position resolution
$20 \mathrm{k} \Omega$ nominal resistance
Calibrated $1 \%$ nominal resistor tolerance (resistor performance mode mode)
Rheostat mode temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Voltage divider temperature coefficient: $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Single-supply operation: 9 V to 33 V
Dual-supply operation: $\pm 9 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$
SPI-compatible serial interface
Wiper setting readback

## APPLICATIONS

Mechanical potentiometer replacement Instrumentation: gain and offset adjustment
Programmable voltage-to-current conversion
Programmable filters, delays, and time constants
Programmable power supply
Low resolution DAC replacement

## Sensor calibration

## GENERAL DESCRIPTION

The AD5293 is a single-channel, 1024-position digital potentiometer ${ }^{1}$ with $<1 \%$ end-to-end resistor tolerance error. The AD5293 performs the same electronic adjustment function as a mechanical potentiometer with enhanced resolution, solid state reliability, and superior low temperature coefficient performance. This device is capable of operating at high voltages and supporting both dual-supply operation at $\pm 10.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and single-supply operation at 21 V to 30 V .
${ }^{1}$ In this data sheet, the terms digital potentiometer and RDAC are used interchangeably.


Figure 1.

The AD5293 offers guaranteed industry-leading low resistor tolerance errors of $\pm 1 \%$ with a nominal temperature coefficient of $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The low resistor tolerance feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

The AD5293 is available in a compact 14-lead TSSOP package. The part is guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

Rev. 0

## AD5293

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History .....  2
Specifications .....  3
Electrical Characteristics .....  3
Resistor Performance (R-PERF) Mode Code Range .....  4
Interface Timing Specifications .....  5
Timing Diagrams .....  6
Absolute Maximum Ratings .....  7
Thermal Resistance .....  7
ESD Caution .....  7
Pin Configuration and Function Descriptions .....  8
Typical Performance Characteristics .....  9
Test Circuits ..... 13
Theory of Operation ..... 14
Serial Data Interface ..... 14
Shift Register ..... 14
RDAC Register. ..... 14
REVISION HISTORY
4/09—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=21 \mathrm{~V}$ to $33 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=10.5 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-10.5 \mathrm{~V}$ to $-16.5 \mathrm{~V} ; \mathrm{V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\text {SS }},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<$ $+105^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS, <br> RHEOSTAT MODE <br> Resolution <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance (R-Perf Mode) ${ }^{3}$ <br> Nominal Resistor Tolerance (Normal Mode) <br> Resistance Temperature Coefficient ${ }^{4}$ Wiper Resistance | N <br> R-DNL <br> R-INL <br> R-INL <br> $\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}$ <br> $\Delta \mathrm{R}_{A B} / \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T \times 10^{6}$ <br> Rw | $\begin{aligned} & R_{\text {WB }} \\ & \left\|V_{D D}-V_{S S}\right\|=26 \mathrm{~V} \text { to } 33 \mathrm{~V} \\ & \left\|\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{S S}\right\|=21 \mathrm{~V} \text { to } 26 \mathrm{~V} \end{aligned}$ <br> See Table 2 | $\begin{aligned} & 10 \\ & -1 \\ & -2 \\ & -3 \\ & -1 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 20 \\ & 35 \\ & 60 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \\ & +3 \\ & +1 \end{aligned}$ $100$ | Bits <br> LSB <br> LSB <br> LSB <br> \% <br> \% <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\Omega$ |
| DC CHARACTERISTICS, <br> POTENTIOMETER DIVIDER MODE <br> Resolution <br> Differential Nonlinearity ${ }^{5}$ <br> Integral Nonlinearity ${ }^{5}$ <br> Voltage Divider Temperature Coefficient ${ }^{4}$ <br> Full-Scale Error <br> Zero-Scale Error | N <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> $V_{\text {WFSE }}$ <br> V WZSE | $\begin{aligned} & \text { Code }=\text { half scale } \\ & \text { Code }=\text { full scale } \\ & \text { Code }=\text { zero scale } \end{aligned}$ | $\begin{aligned} & 10 \\ & -1 \\ & -1.5 \\ & \\ & -8 \\ & 0 \end{aligned}$ | 5 | $\begin{aligned} & +1 \\ & +1.5 \end{aligned}$ | Bits <br> LSB <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Terminal Voltage Range ${ }^{6}$ Capacitance A, Capacitance B ${ }^{4}$ <br> Capacitance W ${ }^{4}$ <br> Common-Mode Leakage Current | $\begin{aligned} & V_{A}, V_{B}, V_{W} \\ & C_{A}, C_{B} \\ & C_{w} \\ & I_{C M} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half-scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half-scale $V_{A}=V_{B}=V_{W}$ | $V_{s s}$ | 50 <br> 65 <br> $\pm 1$ | VDD | V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS Input Logic High Input Logic Low Input Current Input Capacitance ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{LL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {LoGic }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {LoGic }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\text {Logic }} \end{aligned}$ | $2.0$ | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DIGITAL OUTPUTS (SDO and RDY) <br> Output High Voltage <br> Output Low Voltage <br> Tristate Leakage Current Output Capacitance ${ }^{4}$ | Vон <br> VoL <br> CoL | Rpull_up $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {logic }}$ <br> $R_{\text {Pull_up }}=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {LOGIC }}$ | $\begin{aligned} & \text { V logic }-0.4 \\ & -1 \end{aligned}$ |  | $\begin{aligned} & \text { GND }+0.4 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Single-Supply Power Range <br> Dual-Supply Power Range <br> Positive Supply Current <br> Negative Supply Current <br> Logic Supply Range <br> Logic Supply Current <br> Power Dissipation ${ }^{7}$ <br> Power Supply Rejection Ratio ${ }^{4}$ | $V_{D D}$ <br> $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ <br> lod <br> Iss <br> $V_{\text {Logic }}$ <br> logic <br> PDISS <br> PSSR | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{VSS}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LOGIC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{LL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{HH}}=5 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{LL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{\mathrm{SS}}= \pm 15 \mathrm{~V} \pm 10 \% \end{aligned}$ | $\begin{aligned} & 9 \\ & \pm 9 \\ & -2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & -0.1 \\ & \\ & 1 \\ & 8 \\ & 0.025 \end{aligned}$ | $\begin{aligned} & 33 \\ & \pm 16.5 \\ & 2 \\ & 5.5 \\ & 10 \\ & 110 \\ & 0.08 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |

## AD5293

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{4,8}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3dB |  | 520 |  | kHz |
| Total Harmonic Distortion | THD ${ }_{\text {w }}$ | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$, |  | -93 |  | dB |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time | $\mathrm{t}_{5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 0.5 \mathrm{LSB} \text { error } \\ & \text { band, initial code }=\text { zero scale } \end{aligned}$ |  |  |  |  |
|  |  | Code = full scale, normal mode |  | 750 |  | ns |
|  |  | Code = full scale, R-Perf mode |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | Code = half scale, normal mode |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | Code $=$ half scale, R-Perf mode |  | 5 |  | $\mu \mathrm{s}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N_Wb }}$ | $\mathrm{R}_{\text {WB }}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0 \mathrm{kHz}$ to 200 kHz |  | 0.11 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

${ }^{1}$ Typicals represent average readings at $25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the Rwb at Code 0x02 and the Rwв at Code 0xFF or between Rwa at Code 0xFD and RwA at Code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode with a wiper current of 1 mA for $\mathrm{V}_{\mathrm{A}}<12 \mathrm{~V}$ and 1.2 mA for $\mathrm{V}_{\mathrm{A}} \geq 12 \mathrm{~V}$.
${ }^{3}$ The terms resistor performance mode and R-Perf mode are used interchangeably.
${ }^{4}$ Guaranteed by design; not subject to production test.
${ }^{5} \mathrm{INL}$ and DNL are measured at $\mathrm{V}_{\mathrm{W}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $\mathrm{DAC} . \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{6}$ The $A, B$, and $W$ resistor terminals have no limitations on polarity with respect to each other. Dual-supply operation enables ground-referenced bipolar signal adjustment.
${ }^{7} P_{\text {DIISS }}$ is calculated from $\left(I_{\text {DD }} \times V_{D D}\right)+\left(I_{S S} \times V_{S S}\right)+\left(I_{\text {LOGIC }} \times V_{\text {LOGIC }}\right)$.
${ }^{8}$ All dynamic characteristics use $\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.

## RESISTOR PERFORMANCE (R-PERF) MODE CODE RANGE

Table 2.

| Resistor Tolerance per Code | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5 S}\right\|=30 \mathrm{~V}$ to $\mathbf{3 3 V}$ |  | \| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S} \mid=26 \mathrm{~V}$ to $\mathbf{3 0} \mathrm{V}$ |  | \| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S} \mid=22 \mathrm{~V}$ to $\mathbf{2 6 V}$ |  | \| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S} \mid=21 \mathrm{~V}$ to 22 V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rwi | Rwa | Rwi | Rwa | Rwi | Rwa | Rwi | Rwa |
| 1\% R-Tolerance | From 0x15E to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 2 \mathrm{~A} 1 \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 1 \text { F4 } \\ & \text { to } 0 \times 3 F F \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 20 B \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 1 \text { F4 } \\ & \text { to } 0 \times 3 F F \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 20 \mathrm{~B} \end{aligned}$ | N/A | N/A |
| 2\% R-Tolerance | From 0x8C to $0 \times 3 F F$ | $\text { From } 0 \times 00$ $\text { to } 0 \times 373$ | From 0xB4 to 0x3FF | $\text { From } 0 \times 00$ to 0x34B | From 0xFA to 0x3FF | $\text { From } 0 \times 00$ $\text { to } 0 \times 305$ | From 0xFA to $0 \times 3 F F$ | From 0x00 to $0 \times 305$ |
| 3\% R-Tolerance | From 0x5A to $0 \times 3 F F$ | From $0 \times 00$ to $0 \times 3 \mathrm{~A} 5$ | From 0x64 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 39 B \end{aligned}$ | From 0x78 to $0 \times 3$ FF | From 0x00 to $0 \times 387$ | From 0x78 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 387 \end{aligned}$ |

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {SS }}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to 5.5 V , and $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter | Limit ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}{ }^{2}$ | 20 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 10 | ns min | SCLK high time |
| $\mathrm{t}_{3}$ | 10 | ns min | SCLK low time |
| $\mathrm{t}_{4}$ | 10 | ns min | $\overline{\text { SYNC }}$ to SCLK falling edge setup time |
| $\mathrm{t}_{5}$ | 5 | ns min | Data setup time |
| $\mathrm{t}_{6}$ | 5 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 1 | ns min | SCLK falling edge to $\overline{S Y N C}$ rising edge |
| $\mathrm{t}_{8}$ | $400^{3}$ | ns min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}$ | 14 | ns min | $\overline{\text { SYNC }}$ rising edge to next SCLK falling edge ignore |
| $\mathrm{t}_{10}{ }^{4}$ | 1 | ns min | RDY rise to $\overline{\text { SYNC }}$ falling edge |
| $\mathrm{t}_{11}{ }^{4}$ | 40 | ns max | $\overline{\text { SYNC }}$ rise to RDY fall time |
| $\mathrm{t}_{12}{ }^{4}$ | 2.4 | $\mu \mathrm{s}$ max | RDY low time, RDAC register write command execute time (R-Perf mode) |
|  | 410 | ns max | RDY low time, RDAC register write command execute time (normal mode) |
|  | 1.5 | ms max | Software\hardware reset |
| $t_{13}{ }^{4}$ | 450 | ns max | RDY low time, RDAC register read command execute time |
| $\mathrm{t}_{14}{ }^{4}$ | 450 | ns max | SCLK rising edge to SDO valid |
| treset | 20 | $n \mathrm{n}$ min | Minimum $\overline{\text { RESET }}$ pulse width (asynchronous) |
| $t_{\text {power-UP }}{ }^{5}$ | 2 | ms max | Power-on time to half scale |

${ }^{1}$ All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
${ }^{2}$ Maximum SCLK frequency $=50 \mathrm{MHz}$.
${ }^{3}$ Refer to $\mathrm{t}_{12}$ and $\mathrm{t}_{13}$ for RDAC register command operations.
${ }^{4}$ Rpull_up $=2.2 \mathrm{k} \Omega$ to V Logic with a capacitance load of 168 pF .
${ }^{5}$ Typical power supply voltage slew rate of $2 \mathrm{~ms} / \mathrm{V}$.


Figure 2. Shift Register Contents

## AD5293

## TIMING DIAGRAMS



Figure 3. Write Timing Diagram


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +35 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -16.5 V |
| $V_{\text {Logic }}$ to GND | -0.3 V to +7 V |
| $V_{\text {DD }}$ to $V_{\text {SS }}$ | 35 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{A}}, \mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{w}}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency $>10 \mathrm{kHz}$ | $\pm 3 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ | $\pm 3 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Continuous | $\pm 3 \mathrm{~mA}$ |
| Digital Input and Output Voltage to GND | -0.3 V to $\mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V}$ |
| EXT_CAP Voltage to GND | -0.3 V to +7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (T, max) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation |  |

${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, the maximum power dissipation of the package, and the maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
${ }^{2} d=$ pulse duty factor.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 14-Lead TSSOP | $93^{1}$ | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2 s 2 p test board, still air (from $0 \mathrm{~m} / \mathrm{sec}$ to $1 \mathrm{~m} / \mathrm{sec}$ of airflow).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## AD5293

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration
Table 6. Pin Function Descriptions

| Pin <br> No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\text { RESET }}$ | Hardware Reset. Sets the RDAC register to midscale. $\overline{\text { RESET }}$ is activated at the logic high transition. Tie $\overline{\text { RESET }}$ to $\mathrm{V}_{\text {Logic }}$ if not used. |
| 2 | Vss | Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 3 | A | Terminal A of RDAC. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | W | Wiper Terminal W of RDAC. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | B | Terminal B of RDAC. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | VD | Positive Power Supply. This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 7 | EXT_CAP | Connect a $1 \mu \mathrm{~F}$ capacitor to EXT_CAP. This capacitor must have a voltage rating of $\geq 7 \mathrm{~V}$. |
| 8 | $V_{\text {Logic }}$ | Logic Power Supply, 2.7 V to 5.5 V. This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 9 | GND | Ground, Logic Ground Reference. |
| 10 | DIN | Serial Data Input. This part has a 16 -bit shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 11 | SCLK | Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz . |
| 12 | $\overline{\text { SYNC }}$ | Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC goes low, }}$ it enables the shift register, and data is transferred in on the falling edges of the following clocks. The selected register is updated on the rising edge of $\overline{\text { SYNC }}$, following the $16^{\text {th }}$ clock cycle. If $\overline{\text { SYNC }}$ is taken high before the $16^{\text {th }}$ clock cycle, the rising edge of $\overline{\text { SYNC }}$ acts as an interrupt, and the write sequence is ignored by the DAC. |
| 13 | SDO | Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data from the serial register in daisy-chain mode or in readback mode. |
| 14 | RDY | Ready. This active-high, open-drain output identifies the completion of a write or read operation to or from the RDAC register. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL in R-Perf Mode vs. Code vs. Temperature


Figure 7. R-DNL in R-Perf Mode vs. Code vs. Temperature


Figure 8. R-INL in Normal Mode vs. Code vs. Temperature


Figure 9. $R$-DNL in Normal Mode vs. Code vs. Temperature


Figure 10. INL in R-Perf Mode vs. Code vs. Temperature


Figure 11. DNL in R-Perf Mode vs. Code vs. Temperature

## AD5293



Figure 12. INL in Normal Mode vs. Code vs. Temperature


Figure 13. DNL in Normal Mode vs. Code vs. Temperature


Figure 14. Supply Current vs. Temperature


Figure 15. Rheostat Mode Tempco $\Delta R_{w s} / \Delta T$ vs. Code


Figure 16. Potentiometer Mode Tempco $\Delta R w / / \Delta T$ vs. Code


Figure $17.20 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 18. Power Supply Rejection Ratio vs. Frequency


Figure 19. Total Harmonic Distortion + Noise $(T H D+N)$ vs. Frequency


Figure 20. THD + Noise vs. Amplitude


Figure 21. Theoretical Maximum Current vs. Code


Figure 22. Supply Current, ILOGIC, vs. Digital Input Voltage


Figure 23. Large-Signal Settling Time, Code from Zero Scale to Full Scale


Figure 24. Maximum Transition Glitch


Figure 25. Code Range > 1\% R-Tolerance Error vs. Temperature

## TEST CIRCUITS

Figure 26 to Figure 31 define the test conditions used in the Specifications section.


Figure 26. Resistor Position Nonlinearity Error (Rheostat Operation: R-INL, R-DNL)


Figure 27. Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 28. Wiper Resistance


Figure 29. Power Supply Sensitivity (PSS, PSRR)


Figure 30. Gain vs. Frequency


Figure 31. Common-Mode Leakage Current

## THEORY OF OPERATION

The AD5293 digital potentiometer is designed to operate as a true variable resistor for analog signals that remain within the terminal voltage range of $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {TERM }}<\mathrm{V}_{\mathrm{DD}}$. The patented $\pm 1 \%$ resistor tolerance feature helps to minimize the total RDAC resistance error, which reduces the overall system error by offering better absolute matching and improved open-loop performance. The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register, allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The RDAC register can be programmed with any position setting via the standard serial peripheral interface (SPI) by loading the 16 -bit data-word.

## SERIAL DATA INTERFACE

The AD5293 contains a serial interface ( $\overline{\text { SYNC }}$, SCLK, DIN, and SDO) that is compatible with SPI standards, as well as most DSPs. The device allows data to be written to every register via the SPI.

## SHIFT REGISTER

The AD5293 shift register is 16 bits wide (see Figure 2). The 16-bit data-word consists of two unused bits, which are set to 0 , followed by four control bits and 10 RDAC data bits. Data is loaded MSB first (Bit DB15). The four control bits determine the function of the software command (see Table 8). Figure 3 shows a timing diagram of a typical write sequence.
The write sequence begins by bringing the $\overline{S Y N C}$ line low. The $\overline{\text { SYNC }}$ pin must be held low until the complete data-word is loaded from the DIN pin. When $\overline{\text { SYNC }}$ returns high, the serial data-word is decoded according to the instructions in Table 8. The command bits (Cx) control the operation of the digital potentiometer. The data bits ( Dx ) are the values that are loaded into the decoded register. The AD5293 has an internal counter that counts a multiple of 16 bits (per frame) for proper operation. For example, the AD5293 works with a 32 -bit word, but it cannot work properly with a 31- or 33-bit word. The AD5293 does not require a continuous SCLK, when $\overline{\text { SYNC }}$ is high, and all interface pins should be operated close to the supply rails to minimize power consumption in the digital input buffers.

## RDAC REGISTER

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with all 0 s, the wiper is connected to Terminal B of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed. The RDY pin can be used to monitor the completion of a write to or read from the RDAC register. The AD5293 presets to mid-scale on power-up.

## WRITE PROTECTION

On power-up, the serial data input register write command for the RDAC register is disabled. The RDAC write protect bit, C1 of the control register (see Table 9 and Table 10), is set to 0 by default. This disables any change of the RDAC register content, regardless of the software commands, except that the RDAC register can be refreshed to midscale using the software reset command (Command 3, see Table 8) or through hardware, using the $\overline{\text { RESET }}$ pin. To enable programming of the variable resistor wiper position (programming the RDAC register), the write protect bit, C 1 of the control register, must first be programmed. This is accomplished by loading the serial data input register with Command 4 (see Table 8).

## BASIC OPERATION

The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the serial data input register with Command 1 (see Table 8) and the desired wiper position data. The RDY pin can be used to monitor the completion of this RDAC register write command. Command 2 can be used to read back the contents of the RDAC register (see Table 8). After issuing the readback command, the RDY pin can be monitored to indicate when the data is available to be read out on SDO in the next SPI operation. Instead of monitoring the RDY pin, a minimum delay can be implemented when executing a write or read command (see Table 3). Table 7 provides an example listing of a sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format for an RDAC write and read.

Table 7. RDAC Register Write and Read Example

| DIN | SDO | Action |
| :--- | :--- | :--- |
| $0 \times 1802$ | $0 \times$ XXX $^{1}$ | Enable update of wiper position. |
| $0 \times 0500$ | $0 \times 1802$ | Write $0 \times 100$ to the RDAC register. Wiper <br> moves to $1 / 4$ full-scale position. |
| $0 \times 0800$ | $0 \times 0500$ | Prepare data read from RDAC register. |
| $0 \times 0000$ | $0 \times 0100$ | NOP (Instruction 0) sends a 16-bit word <br> out of SDO, where the last 10 bits contain <br> the contents of the RDAC register. |

[^0]
## SHUTDOWN MODE

The AD5293 can be placed in shutdown mode by executing the software shutdown command (see Command 6 in Table 8) and then setting the LSB to 1 . This feature places the RDAC in a special state in which Terminal A is open-circuited and Wiper W is connected to Terminal B. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 8 are supported while in shutdown mode.

## RESET

A low-to-high transition of the hardware $\overline{\text { RESET }}$ pin loads the RDAC register with midscale. The AD5293 can also be reset through software by executing Command 3 (see Table 8). The control register is restored with default settings (see Table 10).

## RESISTOR PERFORMANCE MODE

This mode activates a new, patented $1 \%$ end-to-end resistor tolerance that ensures a $\pm 1 \%$ resistor tolerance on each code, that is, code $=$ half scale, $\mathrm{R}_{\mathrm{WB}}=10 \mathrm{k} \Omega \pm 100 \Omega$. See Table 2 to verify which codes achieve $\pm 1 \%$ resistor tolerance. The resistor performance mode is activated by programming Bit C2 of the control register (see Table 9 and Table 10). The typical settling time is shown in Figure 23.

## DAISY-CHAIN OPERATION

The serial data output pin (SDO) serves two purposes. It can be used to read the contents of the wiper setting, using Command 2 (see Table 8), or it can be used for daisy-chaining multiple devices. The remaining instructions are valid for daisy-chaining multiple devices in simultaneous operations. Daisy chaining minimizes the number of port pins required from the controlling IC.

The SDO pin contains an open-drain N-channel FET that requires a pull-up resistor, if this function is used. As shown in Figure 32, the SDO pin of one package must be tied to the DIN pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO/DIN interface may require an additional time delay between subsequent devices.

When two AD5293 devices are daisy-chained, 32 bits of data are required. The first 16 bits go to U 2 , and the second 16 bits go to U1. The $\overline{\text { SYNC }}$ pin should be held low until all 32 bits are clocked into their respective serial registers. The $\overline{\mathrm{SYNC}}$ pin is then pulled high to complete the operation.


Figure 32. Daisy-Chain Configuration Using SDO

Table 8. Command Operation Truth Table

| Command | Command Bits[B13:B10] |  |  |  | Data Bits[B9:B0] ${ }^{1}$ |  |  |  |  |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | CO | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | NOP command. Do nothing. |
| 1 | 0 | 0 | 0 | 1 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to RDAC. |
| 2 | 0 | 0 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | Read RDAC wiper setting from SDO output in the next frame. |
| 3 | 0 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | Reset. Refresh RDAC with midscale code. |
| 4 | 0 | 1 | 1 | 0 | X | X | X | X | X | X | X | D2 | D1 | X | Write contents of serial register data to control register. |
| 5 | 0 | 1 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | Read control register from SDO output in the next frame. |
| 6 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | D0 | Software power-down. D0 $=0$ (normal mode). D0 $=1$ (device placed in shutdown mode). |

${ }^{1} \mathrm{X}=$ don't care.
Table 9. Control Register Bit Map

| D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | C2 | C1 | $\mathrm{X}^{1}$ |

[^1]Table 10. Control Register Bit Descriptions

| Register Name | Bit Name | Description |
| :--- | :--- | :--- |
| Control | C2 | Calibration enable. <br>  |
|  | $0=$ Resistor Performance Mode (default). |  |
|  | $1=$ Normal Mode. |  |
|  | C1 | RDAC register write protect. |
|  |  | $0=$ locks the wiper position through the digital interface (default). |
|  |  | $1=$ allows update of wiper position through digital interface. |

## RDAC ARCHITECTURE

To achieve optimum cost performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5293 employs a three-stage segmentation approach, as shown in Figure 33. The AD5293 wiper switch is designed with transmission gate CMOS topology and with the gate voltage derived from $V_{D D}$.


Figure 33. Simplified RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR

## Rheostat Operation-1\% Resistor Tolerance

The AD5293 operates in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be left floating or can be tied to the W terminal as shown in Figure 34.


The nominal resistance between Terminal A and Terminal B, $R_{A B}$, is available in $20 \mathrm{k} \Omega$ and has 1024 tap points that are accessed by the wiper terminal. The 10-bit data in the RDAC latch is decoded to select one of the 1024 possible wiper settings. The AD5293 contains an internal $\pm 1 \%$ resistor tolerance calibration feature that can be enabled or disabled (enabled by default) by programming Bit C2 of the control register (see Table 9 and Table 10).

The digitally programmed output resistance between the W terminal and the A terminal, $\mathrm{R}_{\mathrm{wA}}$, and the W terminal and B terminal, $\mathrm{R}_{\mathrm{wB}}$, is calibrated to give a maximum of $\pm 1 \%$ absolute resistance error over both the full supply and temperature ranges. As a result, the general equation for determining the digitally programmed output resistance between the $W$ terminal and $B$ terminal is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{1024} \times R_{A B} \tag{1}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code loaded in the 10-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, $\mathrm{R}_{\mathrm{WA}}$. $\mathrm{R}_{\text {WA }}$ is also calibrated to give a maximum of $1 \%$ absolute resistance error. R $\mathrm{R}_{\mathrm{WA}}$ starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{1024-D}{1024} \times R_{A B} \tag{2}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code loaded in the 10-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
In the zero-scale condition, a finite total wiper resistance of $120 \Omega$ is present. Regardless of the setting in which the part is operating, care should be taken to limit the current between the A terminal and $B$ terminal, the W terminal and A terminal, and the W terminal and B terminal to the maximum continuous current of $\pm 3 \mathrm{~mA}$ or to the pulse current specified in Table 4. Otherwise, degradation, or possible destruction of the internal switch contact, can occur.

## PROGRAMMING THE POTENTIOMETER DIVIDER

## Voltage Output Operation

The digital potentiometer easily generates a voltage divider at the wiper-to- B terminal and the wiper-to-A terminal that is proportional to the input voltage at A to B , as shown in Figure 35. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}$ to GND, which must be positive, voltage across A to $\mathrm{B}, \mathrm{W}$ to A , and W to B can be at either polarity.


Figure 35. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B that ranges from 0 V to $30 \mathrm{~V}-1$ LSB. Each LSB of voltage is equal to the voltage applied across the A terminal and B terminal, divided by the 1024 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$, with respect to ground for any valid input voltage applied to Terminal A and Terminal B, is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{1024} \times V_{A}+\frac{1024-D}{1024} \times V_{B} \tag{3}
\end{equation*}
$$

To optimize the wiper position update rate when in voltage divider mode, it is recommended that the internal $\pm 1 \%$ resistor tolerance calibration feature be disabled by programming Bit C2 of the control register (see Table 9 and Table 10).

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike when the part is in the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{wb}}$, not on the absolute values. Therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## EXT_CAP CAPACITOR

A $1 \mu \mathrm{~F}$ capacitor to GND must be connected to the EXT_CAP pin (see Figure 36) on power-up and throughout the operation of the AD5293. This capacitor must have a voltage rating of $\geq 7 \mathrm{~V}$.


Figure 36. Hardware Setup for the EXT_CAP Pin

## TERMINAL VOLTAGE OPERATING RANGE

The positive $V_{D D}$ and negative $V_{\text {ss }}$ power supplies of the AD5293 define the boundary conditions for proper 3-terminal, digital potentiometer operation. Supply signals present on the A, B, and W terminals that exceed $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ are clamped by the internal forward-biased diodes (see Figure 37).


Figure 37. Maximum Terminal Voltages Set by $V_{D D}$ and $V_{S S}$
The ground pin of the AD5293 is primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5293 ground pin should be joined remotely to common ground. The digital input control signals to the AD5293 must be referenced to the device ground pin (GND) to satisfy the logic level defined in the Specifications section.

## Power-Up Sequence

Because there are diodes to limit the voltage compliance at the A, B, and W terminals (see Figure 37), it is important to power $V_{D D}$ and $V_{S S}$ first, before applying any voltage to the $A, B$, and $W$ terminals. Otherwise, the diode is forward-biased such that $V_{D D}$ and $V_{\text {ss }}$ are powered up unintentionally. The ideal power-up sequence is $G N D, V_{S S}, V_{\text {LOGIC }}, V_{D D}$, the digital inputs, and then $V_{A}, V_{B}$, and $V_{w}$. The order of powering up $V_{A}, V_{B}, V_{W}$, and the digital inputs is not important, as long as they are powered after $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, and $\mathrm{V}_{\text {Logic. }}$

Regardless of the power-up sequence and the ramp rates of the power supplies, the power-on preset activates after $\mathrm{V}_{\text {LoGIC }}$ is powered, restoring midscale to the RDAC register.

## APPLICATIONS INFORMATION

## HIGH VOLTAGE DAC

The AD5293 can be configured as a high voltage DAC, with output voltage as high as 33 V . The circuit is shown in Figure 38. The output is

$$
\begin{equation*}
V_{\text {OUT }}(D)=\frac{D}{1024} \times\left[1.2 \mathrm{~V} \times\left(1+\frac{R_{2}}{R_{1}}\right)\right] \tag{4}
\end{equation*}
$$

where $D$ is the decimal code from 0 to 1023 .


Figure 38. High Voltage DAC

## PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustments, such as a laser diode or tunable laser, a boosted voltage source can be considered (see Figure 39).


Figure 39. Programmable Boosted Voltage Source
In this circuit, the inverting input of the op amp forces $V_{\text {out }}$ to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N -channel FET (U3). The N-channel FET power handling must be adequate to dissipate $\left(\mathrm{V}_{\text {IN }}-\mathrm{Vout}_{\text {ot }}\right) \times$ IL power. This circuit can source a maximum of 100 mA with a 33 V supply.

## HIGH ACCURACY DAC

It is possible to configure the AD5293 as a high accuracy DAC by optimizing the resolution of the device over a specific reduced voltage range. This is achieved by placing external resistors on either side of the RDAC, as shown in Figure 40. The improved $\pm 1 \%$ resistor tolerance specification greatly reduces errors that are associated with matching to discrete resistors.

$$
\begin{equation*}
V_{\text {OUT }}(D)=\frac{R_{3}+\left(D / 1024 \times R_{A B}\right) \times V_{D D}}{R_{1}+\left({ }^{(1024-D) / 1024}\right) \times R_{A B}+R_{3}} \tag{5}
\end{equation*}
$$



Figure 40. Optimizing Resolution

## VARIABLE GAIN INSTRUMENTATION AMPLIFIER

The AD8221 in conjunction with the AD5293 and the ADG1207, as shown in Figure 41, make an excellent instrumentation amplifier for use in data acquisition systems. The data acquisition system is low distortion and low noise enable it to condition signals in front of a variety of ADCs.


Figure 41. Data Acquisition System
The gain can be calculated by using Equation 6, as follows:

$$
\begin{equation*}
G(D)=1+\frac{49.4 \mathrm{k} \Omega}{(D / 1024) \times R_{A B}} \tag{6}
\end{equation*}
$$

## AUDIO VOLUME CONTROL

The excellent THD performance and high voltage capability of the AD5293 make it ideal for digital volume control. The AD5293 is used as an audio attenuator; it can be connected directly to a gain amplifier. A large step change in the volume level at any arbitrary time can lead to an abrupt discontinuity of the audio signal, causing an audible zipper noise. To prevent this, a zero-crossing window detector can be inserted to the $\overline{\text { SYNC }}$ line to delay the device update until the audio signal crosses the window. Because the input signal can operate on top of any dc level, rather than absolute 0 V level, zero crossing in this case means the signal is ac-coupled, and the dc offset level is the signal zero reference point.
The configuration to reduce zipper noise is shown in Figure 42, and the results of using this configuration are shown in Figure 43.

The input is ac-coupled by C 1 and attenuated down before feeding into the window comparator formed by $\mathrm{U} 2, \mathrm{U} 3$, and U 4 B . U6 is used to establish the signal as zero reference. The upper limit of the comparator is set above its offset and, therefore, the output pulses high whenever the input falls between 2.502 V and 2.497 V (or a 0.005 V window) in this example. This output is AND'ed with the chip select signal such that the AD5293 updates whenever the signal crosses the window. To avoid a constant update of the device, the chip select signal should be programmed as two pulses, rather than as one.

In Figure 43, the lower trace shows that the volume level changes from a quarter-scale to full-scale when a signal change occurs near the zero-crossing window.


Figure 42. Audio Volume Control with Zipper Noise Reduction


Figure 43. Zipper Noise Detector

## AD5293

## OUTLINE DIMENSIONS



Figure 44. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

| ORDERING GUIDE |
| :--- |
| Model |
| AD5293BRUZ-20 |
| AD5293BRUZ-20-RL7 ${ }^{1}$ |

[^2]
[^0]:    ${ }^{1} \mathrm{X}=$ unknown.

[^1]:    ' $\mathrm{X}=$ don't care.

[^2]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

