

Quad-Channel Digital Isolators

ADuM1410/ADuM1411/ADuM1412

FEATURES

Low power operation

5 V operation

1.3 mA per channel maximum @ 0 Mbps to 2 Mbps

4.0 mA per channel maximum @ 10 Mbps

3 V operation

0.8 mA per channel maximum @ 0 Mbps to 2 Mbps

1.8 mA per channel maximum @ 10 Mbps

Bidirectional communication

3 V/5 V level translation

High temperature operation: 105°C

Up to 10 Mbps data rate (NRZ)

Programmable default output state

High common-mode transient immunity: >25 kV/µs

16-lead, RoHS-compliant, SOIC wide body package

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

CSA component acceptance notice #5A

VDE certificate of conformity

DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12

 $V_{IORM} = 560 V peak$

TÜV approval: IEC/EN 60950-1

APPLICATIONS

General-purpose multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation

GENERAL DESCRIPTION

The ADuM141x¹ are four-channel digital isolators based on Analog Devices, Inc. *i*Coupler® technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The usual concerns that arise with optocouplers, such as uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects, are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM1410




Figure 2. ADuM1411




Figure 3. ADuM1412

devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM141x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide) up to 10 Mbps. All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. All products also have a default output control pin. This allows the user to define the logic state the outputs are to adopt in the absence of the input power. Unlike other optocoupler alternatives, the ADuM141x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

 $^{^{\}rm 1}$ Protected by U.S. Patents 5,952,849, 6,873,065 and 7,075,329.

TABLE OF CONTENTS

Features 1	Recommended Operating Conditions	11
Applications1	Absolute Maximum Ratings	12
Functional Block Diagrams1	ESD Caution	12
General Description1	Pin Configurations and Function Descriptions	13
Revision History	Typical Performance Characteristics	17
Specifications	Applications Information	19
Electrical Characteristics—5 V Operation3	PC Board Layout	19
Electrical Characteristics—3 V Operation5	Propagation Delay-Related Parameters	19
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V	DC Correctness and Magnetic Field Immunity	19
Operation	Power Consumption	20
Package Characteristics	Insulation Lifetime	20
Regulatory Information10	Outline Dimensions	22
Insulation and Safety-Related Specifications	Ordering Guide	22
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 Insulation Characteristics		
REVISION HISTORY		
11/10—Rev. G to Rev. H	2/07—Rev. E to Rev F	
Added TÜV Approval to Features Section 1	Added ADuM1410ARWZ	
Added TÜV Column, Table 510	Updated Pin Name CTRL to CTRL2 Throughout	
	Changes to Ordering Guide	21
6/07—Rev. F to Rev. G		
Updated VDE Certification Throughout 1	10/06—Rev. D to Rev. E	
Changes to Features and Applications 1	Added ADuM1411 and ADuM1412	
Changes to DC Specifications in Table 1	Deleted ADuM1310	
Changes to DC Specifications in Table 25	Changes to Features	
Changes to DC Specifications in Table 3	Changes to Specifications Section	
Changes to Regulatory Information Section 10	Updated Outline Dimensions	
Added Table 10	Changes to Ordering Guide	20
Added Insulation Lifetime Section21	2/06 Para C to Para D	
	3/06—Rev. C to Rev. D	1
	Added Note 1 and Changes to Figure 2	
	Changes to Absolute Maximum Ratings	11

11/05—Rev. SpB to Rev. C: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{DD2} = 5 \text{ V}$. All voltages are relative to their respective ground.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I _{DDI} (Q)		0.50	0.73	mA	
Output Supply Current per Channel, Quiescent	Iddo (Q)		0.38	0.53	mA	
ADuM1410, Total Supply Current, Four Channels 1						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		2.4	3.2	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}		1.2	1.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}		8.8	12	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		2.8	4.0	mA	5 MHz logic signal frequency
ADuM1411, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1} (Q)		2.2	2.8	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2} (Q)		1.8	2.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}		5.4	7.6	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		3.8	5.3	mA	5 MHz logic signal frequency
ADuM1412, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} or V _{DD2} Supply Current	I _{DD1} (Q) , I _{DD2} (Q)		2.0	2.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V_{DD1} or V_{DD2} Supply Current All Models	I _{DD1} (10) , I _{DD2} (10)		4.6	6.5	mA	5 MHz logic signal frequency
Input Currents	IIA, IIB, IIC, IID, ICTRL1, ICTRL2, IDISABLE	-10	+0.01	+10	μΑ	$ \begin{array}{l} 0 \ V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{CTRL1}, V_{CTRL2} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{DISABLE} \leq V_{DD1} \end{array} $
Logic High Input Threshold	V _{IH}	2.0			V	
Logic Low Input Threshold	VIL			0.8	V	
Logic High Output Voltages	V _{OAH} , V _{OBH} ,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	5.0		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
	V _{OCH} , V _{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl,		0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
<u>-</u>	V _{OCL} , V _{ODL}		0.04	0.1	V	$I_{Ox} = 400 \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS			• •			
ADuM141xARWZ						
Minimum Pulse Width ²	PW			1000	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ³		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t _{PHL} , t _{PLH}	20	65	100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, tplh - tphl 4	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t _{PSK}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM141xBRWZ						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t _{PHL} , t _{PLH}	20	30	50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			5	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t _{PSK}			30	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁶	t _{PSKCD}			5	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁶	t _{PSKOD}			6	ns	C _L = 15 pF, CMOS signal levels
All Models						
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM _L	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	f _r		1.2		Mbps	
Input Enable Time ⁸	tenable			2.0	μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0$ V or V_{DD1}
Input Disable Time ⁸	t _{DISABLE}			5.0	μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0$ V or V_{DD1}
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}		0.12		mA/ Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.04		mA/ Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1410/ADuM1412 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^{7}}$ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \, V_{DD2}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \, V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (see Table 14).

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION

 $2.7~V \le V_{DD1} \le 3.6~V$, $2.7~V \le V_{DD2} \le 3.6~V$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25$ °C, $V_{DD1} = V_{DD2} = 3.0~V$. All voltages are relative to their respective ground.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I _{DDI} (Q)		0.25	0.38	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}		0.19	0.33	mA	
ADuM1410, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1} (Q)		1.2	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2} (Q)		0.8	1.0	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}		4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		1.4	1.8	mA	5 MHz logic signal frequency
ADuM1411, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		1.0	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}		0.9	1.7	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}		3.1	4.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		2.1	3.0	mA	5 MHz logic signal frequency
ADuM1412, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} or V _{DD2} Supply Current	I _{DD1} (Q), I _{DD2} (Q)		1.0	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (10)} , I _{DD2 (10)}		2.6	3.8	mA	5 MHz logic signal frequency
All Models						
Input Currents	lia, lib, lic, lid, lctrl1, lctrl2, ldisable	-10	+0.01	+10	μΑ	$ \begin{array}{l} 0 \ V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{CTRL1}, V_{CTRL2} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{DISABLE} \leq V_{DD1} \end{array} $
Logic High Input Threshold	V _{IH}	1.6			v	
Logic Low Input Threshold	V _{IL}			0.4	V	
Logic High Output Voltages	V _{OAH} , V _{OBH} ,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	3.0		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
	$V_{\text{OCH}}, V_{\text{ODH}}$	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL} ,		0.0	0.1	V	$I_{Ox} = 20 \mu A$, $V_{Ix} = V_{IxL}$
-	$V_{\text{OCL}}, V_{\text{ODL}}$		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS						
ADuM141xARWZ						
Minimum Pulse Width ²	PW			1000	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate ³		1			Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay ⁴	t _{PHL} , t _{PLH}	20	75	100	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew⁵	t _{PSK}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM141xBRWZ						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t _{PHL} , t _{PLH}	20	40	60	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			5	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t _{PSK}			30	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁶	t PSKCD			5	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁶	t _{PSKOD}			6	ns	C _L = 15 pF, CMOS signal levels
All Models						
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM _L	25	35		kV/μs	$V_{Ix} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	
Input Enable Time ⁸	tenable		2.0		μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0$ V or V_{DD1}
Input Disable Time ⁸	t _{DISABLE}		5.0		μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0$ V or V_{DD1}
Input Dynamic Supply Current per Channel ⁹	I _{DDI} (D)		0.07		mA/ Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.02		mA/ Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1410/ADuM1412 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^{7}}$ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \, V_{DD2}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \, V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (see Table 14).

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION

5 V/3 V operation: $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$; 3 V/5 V operation: $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{DD1} = 3.0 \text{ V}$, $V_{DD2} = 5 \text{ V}$; or $V_{DD1} = 5 \text{ V}$, $V_{DD2} = 3.0 \text{ V}$. All voltages are relative to their respective ground.

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			·			
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}					
5 V/3 V Operation			0.50	0.73	mA	
3 V/5 V Operation			0.25	0.38	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}					
5 V/3 V Operation			0.19	0.33	mA	
3 V/5 V Operation			0.38	0.53	mA	
ADuM1410, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3 V Operation			2.4	3.2	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			0.8	1.0	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			8.6	11	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.4	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			1.4	1.8	mA	5 MHz logic signal frequency
3 V/5 V Operation			2.6	3.0	mA	5 MHz logic signal frequency
ADuM1411, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3 V Operation			2.2	2.8	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.0	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			0.9	1.7	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.7	2.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			5.4	7.6	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.1	4.5	mA	5 MHz logic signal frequency

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			2.1	3.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.8	5.3	mA	5 MHz logic signal frequency
ADuM1412, Total Supply Current, Four Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3 V Operation			2.0	2.6	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.0	1.8	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			1.0	1.8	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			2.0	2.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ Version Only)						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			4.6	6.5	mA	5 MHz logic signal frequency
3 V/5 V Operation			2.6	3.8	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			2.6	3.8	mA	5 MHz logic signal frequency
3 V/5 V Operation			4.6	6.5	mA	5 MHz logic signal frequency
All Models						
Input Currents	IIA, IIB, IIC, IID, ICTRL1, ICTRL2, IDISABLE	-10	+0.01	+10	μΑ	$ \begin{array}{l} 0 \ V \leq V_{IA}, V_{IB}, \ V_{IC}, V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{CTRL1}, V_{CTRL2} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{DISABLE} \leq V_{DD1} \end{array} $
Logic High Input Threshold	V _{IH}					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	V_{IL}					
5 V/3 V Operation				8.0	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	Voah, Vobh,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	$(V_{DD1} or V_{DD2})$		V	$I_{Ox} = -20 \mu A$, $V_{Ix} = V_{IxH}$
	V_{OCH} , V_{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	$(V_{DD1} \text{ or } V_{DD2}) - 0.2$		V	$I_{Ox} = -4 \text{ mA, } V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V_{OAL} , V_{OBL} ,		0.0	0.1	V	$I_{Ox} = 20 \mu A$, $V_{Ix} = V_{IxL}$
	Vocl, Vodl		0.04	0.1	V	$I_{Ox}=400~\mu\text{A}, V_{Ix}=V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM141xARWZ						
Minimum Pulse Width ²	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ³		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay ⁴	t _{PHL} , t _{PLH}	25	70	100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t _{PSK}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	C _L = 15 pF, CMOS signal levels
ADuM141xBRWZ						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ³		10			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay ⁴	t _{PHL} , t _{PLH}	25	35	60	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁴	PWD		_	5	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew⁵	t _{PSK}			30	ns	C _L = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Channel-to-Channel Matching, Codirectional Channels ⁶	t _{PSKCD}			5	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁶	t _{PSKOD}			6	ns	$C_L = 15$ pF, CMOS signal levels
All Models						
Output Rise/Fall Time (10% to 90%)	t_R/t_F					$C_L = 15$ pF, CMOS signal levels
5 V/3 V Operation			2.5		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM _L	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V}, \text{ transient}$ magnitude = 800 V
Refresh Rate	f _r					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Enable Time ⁸	t _{ENABLE}		2.0		μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0 \text{ V or } V_{DD1}$
Input Disable Time ⁸	t _{DISABLE}		5.0		μs	V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0 \text{ V or } V_{DD1}$
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}					
5 V Operation			0.12		mA/ Mbps	
3 V Operation			0.07		mA/ Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}					
5 V Operation			0.04		mA/ Mbps	
3 V Operation			0.02		mA/ Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1410/ADuM1412 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is quaranteed.

 $^{^4}$ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^{7}}$ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \, V_{DD2}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \, V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (see Table 14).

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	C _{I-O}		2.2		pF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	
IC Junction-to-Case Thermal Resistance						
Side 1	θ_{JCI}		33		°C/W	Thermocouple located at center of package underside
Side 2	θιсο		28		°C/W	

¹ The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

REGULATORY INFORMATION

The ADuM141x have been approved by the organizations listed in Table 5. See Table 10 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 5.

UL	CSA	VDE	TÜV
Recognized Under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²	Approved according to: IEC 60950-1:2005 and EN 60950-1:2006
Double/reinforced insulation, 2500 V rms isolation voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage. Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage.	Reinforced insulation, 560 V peak	3000 V rms reinforced isolation at a 400 V rms working voltage 3000 V rms basic isolation at a 600 V rms working voltage.
File E214100	File 205078	File 2471900-4880-0001	Certificate B 10 03 56232 006

¹ In accordance with UL 1577, each ADuM141x is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 µA).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	8.1	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	٧	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

 $^{^{\}rm 2}$ Input capacitance is from any input data pin to ground.

² In accordance with DIN V VDE V 0884-10, each ADuM141x is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (*) marked on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marked on packages denotes DIN V VDE V 0884-10 approval.

Table 7.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V _{IORM}	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V_{PR}		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	V_{TR}	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 4			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	265	mA
Side 2 Current		I _{S2}	335	mA
Insulation Resistance at T _S	$V_{10} = 500 \text{ V}$	R_{S}	>109	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 8.

Tuble 6.													
Parameter	Symbol	Min	Max	Unit									
Operating Temperature	T _A	-40	+105	°C									
Supply Voltages ¹	V_{DD1}, V_{DD2}	2.7	5.5	V									
Input Signal Rise and Fall Times			1.0	ms									

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 9.

Parameter	Rating
Storage Temperature (T _{ST}) Range	−65°C to +150°C
Ambient Operating Temperature (T _A) Range	-40°C to +105°C
Supply Voltages (V _{DD1} , V _{DD2}) ¹	−0.5 V to +7.0 V
Input Voltages (V _{IA} , V _{IB} , V _{IC} , V _{ID} , V _{CTRL1} , V _{CTRL2} , V _{DISABLE}) ^{1, 2}	-0.5 V to V _{DDI} + 0.5 V
Output Voltages $(V_{OA}, V_{OB}, V_{OC}, V_{OD})^{1, 2}$	$-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$
Average Output Current per Pin ³	
Side 1 (I ₀₁)	–18 mA to +18 mA
Side 2 (I _{O2})	−22 mA to +22 mA
Common-Mode Transients ⁴	–100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10


¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 4 for maximum rated current values for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO $\mathrm{GND_1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO $\mathrm{GND_2}$ IS RECOMMENDED.

Figure 5. ADuM1410 Pin Configuration

Table 11. ADuM1410 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD1}	Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND_1 is recommended.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{ID}	Logic Input D.
7	DISABLE	Input Disable. Disables the isolator inputs and halts the dc refresh circuits. Outputs take on the logic state determined by CTRL ₂ .
8	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND_1 is recommended.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND_2 is recommended.
10	CTRL ₂	Default Output Control. Controls the logic state the outputs assume when the input power is off. V_{OA} , V_{OB} , V_{OC} , and V_{OD} outputs are high when CTRL ₂ is high or disconnected and V_{DD1} is off. V_{OA} , V_{OB} , V_{OC} , and V_{OD} outputs are low when CTRL ₂ is low and V_{DD1} is off. When V_{DD1} power is on, this pin has no effect.
11	V _{OD}	Logic Output D.
12	V _{oc}	Logic Output C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND_2 is recommended.
16	V_{DD2}	Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).




*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND_1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND_2 IS RECOMMENDED.

Figure 6. ADuM1411 Pin Configuration

Table 12. ADuM1411 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND ₁ is recommended.
3	VIA	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{OD}	Logic Output D.
7	CTRL ₁	Default Output Control. Controls the logic state the outputs assume when the input power is off. V_{OD} output is high when CTRL ₁ is high or disconnected and V_{DD2} is off. V_{OD} output is low when CTRL ₁ is low and V_{DD2} is off. When V_{DD2} power is on, this pin has no effect.
8	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND ₁ is recommended.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND ₂ is recommended.
10	CTRL ₂	Default Output Control. Controls the logic state the outputs assume when the input power is off. V_{OA} , V_{OB} , and V_{OC} outputs are high when CTRL ₂ is high or disconnected and V_{DD1} is off. V_{OA} , V_{OB} , and V_{OC} outputs are low when CTRL ₂ is low and V_{DD1} is off. When V_{DD1} power is on, this pin has no effect.
11	V_{ID}	Logic Input D.
12	Voc	Logic Output C.
13	V _{OB}	Logic Output B.
14	Voa	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND ₂ is recommended.
16	V_{DD2}	Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND_1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND_2 IS RECOMMENDED.

Figure 7. ADuM1412 Pin Configuration

Table 13. ADuM1412 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND ₁ is recommended.
3	VIA	Logic Input A.
4	V _{IB}	Logic Input B.
5	Voc	Logic Output C.
6	V _{OD}	Logic Output D.
7	CTRL ₁	Default Output Control. Controls the logic state the outputs assume when the input power is off. V_{OC} and V_{OD} outputs are high when CTRL ₁ is high or disconnected and V_{DD2} is off. V_{OC} and V_{OD} outputs are low when CTRL ₁ is low and V_{DD2} is off. When V_{DD2} power is on, this pin has no effect.
8	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND₁ is recommended.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND₂ is recommended.
10	CTRL ₂	Default Output Control. Controls the logic state the outputs assume when the input power is off. V_{OA} and V_{OB} outputs are high when CTRL ₂ is high or disconnected and V_{DD1} is off. V_{OA} and V_{OB} outputs are low when CTRL ₂ is low and V_{DD1} is off. When V_{DD1} power is on, this pin has no effect.
11	V _{ID}	Logic Input D.
12	V _{IC}	Logic Input C.
13	V _{OB}	Logic Output B.
14	Voa	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND₂ is recommended.
16	V_{DD2}	Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V).

Table 14. Truth Table (Positive Logic)

V _{ix} Input ¹	CTRL _X Input ²	V _{DISABLE} State ³	V _{DDI} State ⁴	V _{DDO} State ⁵	V _{ox} Output ¹	Description
Н	Х	L or NC	Powered	Powered	Н	Normal operation, data is high.
L	Χ	L or NC	Powered	Powered	L	Normal operation, data is low.
Χ	H or NC	Н	X	Powered	Н	Inputs disabled. Outputs are in the default state as determined by CTRLx.
Χ	L	Н	X	Powered	L	Inputs disabled. Outputs are in the default state as determined by CTRLx.
Х	H or NC	X	Unpowered	Powered	Н	Input unpowered. Outputs are in the default state as determined by $CTRL_x$. Outputs return to input state within 1 μ s of V_{DDI} power restoration. See the pin function descriptions (Table 11, Table 12, and Table 13) for more details.
X	L	X	Unpowered	Powered	L	Input unpowered. Outputs are in the default state as determined by $CTRL_X$. Outputs return to input state within 1 μ s of V_{DDI} power restoration. See the pin function descriptions (Table 11, Table 12, and Table 13) for more details.
X	Х	Х	Powered	Unpowered	Z	Output unpowered. Output pins are in high impedance state. Outputs return to input state within 1 μ s of V_{DDO} power restoration. See the pin function descriptions (Table 11, Table 12, and Table 13) for more details.

 $^{^1\,}V_{lx}$ and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D).

² CTRL_X refers to the default output control signal on the input side of a given channel (A, B, C, or D).

³ Available only on ADuM1410.

 $^{^4\,}V_{DDI}$ refers to the power supply on the input side of a given channel (A, B, C, or D).

 $^{^{5}}$ V_{DDO} refers to the power supply on the output side of a given channel (A, B, C, or D).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1410 $V_{\rm DD1}$ Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM1410 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM1411 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1411 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM1412 $V_{\rm DD1}$ or $V_{\rm DD2}$ Supply Current vs. Data Rate for 5 V and 3 V Operation

APPLICATIONS INFORMATION

PC BOARD LAYOUT

The ADuM141x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 16). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{\rm DD1}$, and between Pin 15 and Pin 16 for $V_{\rm DD2}$. The capacitor value should be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless both ground pins on each package are connected together close to the package.




Figure 16. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.




Figure 17. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM141x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM141x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (\sim 1 ns) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than \sim 1 μ s, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 14) by the watchdog timer circuit.

The magnetic field immunity of the ADuM141x is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM141x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta / dt) \sum_{n} \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is magnetic flux density (gauss).

 r_n is the radius of the nth turn in the receiving coil (cm).

N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM141x and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 18.




Figure 18. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM141x transformers. Figure 19 shows these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM141x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted previously, a 0.5 kA current would have to be placed 5 mm away from the ADuM141x to affect the operation of the component.




Figure 19. Maximum Allowable Current for Various Current-to-ADuM141x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM141x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO\,(Q)} & f \leq 0.5 \, f_r \\ I_{DDO} &= \left(I_{DDO\,(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}\right) \times (2f - f_r) + I_{DDO\,(Q)} \\ & f > 0.5 \, f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current, the supply currents for each input and output channel corresponding to $V_{\rm DD1}$ and $V_{\rm DD2}$ are calculated and totaled. Figure 8 and Figure 9 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 show the total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current as a function of data rate for ADuM1410/ ADuM1411/ADuM1412 channel configurations.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM141x.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM141x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 20, Figure 21, and Figure 22 illustrate these different isolation voltage waveforms.


Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any cross-insulation voltage waveform that does not conform to Figure 21 or Figure 22 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 21 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 23. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

ONDENING GOIDE													
Model ¹	Number of Inputs, VDD1 Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate	Propagation		Temperature Range	Package Description	Package Option					
ADuM1410ARWZ	4	0	1 Mbps	100 ns	40 ns	−40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1410ARWZ-RL	4	0	1 Mbps	100 ns	40 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					
ADuM1410BRWZ	4	0	10 Mbps	50 ns	5 ns	−40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1410BRWZ-RL	4	0	10 Mbps	50 ns	5 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					
ADuM1411ARWZ	3	1	1 Mbps	100 ns	40 ns	-40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1411ARWZ-RL	3	1	1 Mbps	100 ns	40 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					
ADuM1411BRWZ	3	1	10 Mbps	50 ns	5 ns	−40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1411BRWZ-RL	3	1	10 Mbps	50 ns	5 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					
ADuM1412ARWZ	2	2	1 Mbps	100 ns	40 ns	-40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1412ARWZ-RL	2	2	1 Mbps	100 ns	40 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					
ADuM1412BRWZ	2	2	10 Mbps	50 ns	5 ns	-40°C to +105°C	16-Lead SOIC_W	RW-16					
ADuM1412BRWZ-RL	2	2	10 Mbps	50 ns	5 ns	-40°C to +105°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16					

¹ Z = RoHS Compliant Part.

AniiM 1	 1 1 1 1	/ΔΝιιΝ	11411	/ADuM	1412
ADUIN I	TIU	/ AVUII		/ADUIN	1712

NOTES

Δ	Π	ш	V	1	41	lN	/Δ	I	ш	VI 1	141	11	/Δ	N	шN	1	141	1
	۱ш	ш	IVI		T I	u	, ,	۱Ц	u	VI				ш	u	,,	. –	_

NOTES

